

XC612 Series

2-Channel Voltage Detectors

GENERAL DESCRIPTION

The XC612 series consist of 2 voltage detectors, in 1 mini-molded, SOT-25 package.

The series provides accuracy and low power consumption through CMOS processing and laser trimming and consists of a highly accurate voltage reference source, 2 comparators, hysteresis and output driver circuits.

The input (V_{IN1}) for voltage detector 1 (V_{D1}) dually functions as the power supply pin for both detector 1 (V_{D1}) and detector 2 (V_{D2}).


APPLICATIONS

- Microprocessor reset circuitry
- Memory battery back-up circuits
- Power-on reset circuits
- Power failure detection
- System battery life and charge voltage monitors
- Delay circuitry

FEATURES


- Detect voltage accuracy** : $\pm 2\%$
- Low Power Consumption** : $2.0 \mu A$ (TYP.)
($V_{IN1}=V_{IN2}=2.0V$, Static state)
- Detect Voltage** : $1.5V \sim 5.0V$ programmable in $100mV$ steps. Detector's voltages can be set-up independently
Conditionally;
XC612N : $V_{DET1} > V_{DET2}$
XC612D, XC612E : $V_{DET1} \geq V_{DET2}$,
 $V_{DET1} < V_{DET2}$
- Operating Voltage Range** : $1.5V \sim 10.0V$
- Temperature Characteristics** : $\pm 100ppm/^{\circ}C$ (TYP.)
- Output Configuration** : N-channel open drain, CMOS
- Operating Ambient Temperature** : $-40^{\circ}C \sim +85^{\circ}C$
- Packages** : SOT-25, USP-6B
- Environmentally Friendly** : EU RoHS Compliant, Pb Free

TYPICAL APPLICATION CRICUIT




VDET1 : CMOS, VDET2 : N-ch Open drain

TYPICAL PERFORMANCE CHARACTERISTICS




PIN CONFIGURATION

●SOT-25



●USP-6B



* The dissipation pad for the USP-6B package should be solder-plated in recommended mount pattern and metal masking to enhance mounting strength and heat release. If the pad needs to be connected to other pins, it should be connected to the V_{IN} level.

PIN ASSIGNMENT

PIN NUMBER		PIN NAME	FUNCTION
SOT-25	USP-6B		
1	3	V_{DET1}	Voltage Detector 1 Output
2	2	V_{IN1}	Detector 1 Input, Power Supply
3	1	V_{SS}	Ground
4	6	V_{IN2}	Voltage Detector 2 Input
5	4	V_{DET2}	Voltage Detector 2 Output
-	5	NC	No Connect

PRODUCT CLASSIFICATION

●Selection Guide

TYPE	V_{DET1}	V_{DET2}
XC612N	N-ch Open Drain	N-ch Open Drain
XC612D	N-ch Open Drain	CMOS
XC612E	CMOS	N-ch Open Drain

●Ordering Information


XC612①②③④⑤⑥⑦

DESIGNATOR	ITEM	SYMBOL	DESCRIPTION
①	Type	N	Refer to selection guide
		D	
		E	
②③	Detect voltage (V_{DET1})	15~50	V_{DET1} e.g. 2.5V→②2, ③5
④⑤	Detect Voltage (V_{DET2})	15~50	V_{DET2} e.g. 3.3V→②3, ③3
⑥⑦-⑧	Packages (Order Unit)	MR	SOT-25(3,000/Reel)
		MR-G	SOT-25(3,000/Reel)
		DR	USP-6B(3,000/Reel)
		DR-G	USP-6B(3,000/Reel)


(*) The "-G" suffix indicates that the products are Halogen and Antimony free as well as being fully RoHS compliant.

■ BLOCK DIAGRAMS


XC612N Series



XC612D Series



XC612E Series



■ ABSOLUTE MAXIMUM RATINGS

Ta = 25°C

PARAMETER		SYMBOL	RATINGS	UNITS
Input Voltage	V _{IN1}	V _{IN1}	V _{SS} -0.3~V _{SS} +12	V
	V _{IN2} N	V _{IN2}	V _{SS} -0.3~V _{IN1} +0.3	V
	V _{IN2} D/E		V _{SS} -0.3~V _{SS} +12	V
Output Voltage	V _{DET1} (Nch open drain)	V _{DET1}	V _{SS} -0.3~V _{SS} +12	V
	V _{DET1} (CMOS)	V _{DET1}	V _{SS} -0.3~V _{IN1} +0.3 ≤ V _{SS} +12	V
	V _{DET2} (Nch open drain)	V _{DET2}	V _{SS} -0.3~V _{SS} +12	V
	V _{DET2} (CMOS)	V _{DET2}	V _{SS} -0.3~V _{IN1} +0.3 ≤ V _{SS} +12	V
Output Current	V _{DET1}	I _{DET1}	50	mA
	V _{DET2}	I _{DET2}	50	mA
Power Dissipation	SOT-25	Pd	250	mW
	USP-6B		120	
Operating Ambient Temperature		Topr	-40~+85	°C
Storage Temperature		Tstg	-55~+125	°C

■ ELECTRICAL CHARACTERISTICS

Ta=25°C

PARAMETER	SYMBOL	CONDITIONS		MIN.	TYP.	MAX.	UNITS	CIRCUITS
Detect Voltage (V _{DET1})	V _{DF1}	Voltage when V _{DET1} changes from H to L following a reduction of V _{IN1}		V _{DF1(T)} x 0.98	V _{DF1(T)}	V _{DF1(T)} x 1.02	V	①
Detect Voltage (V _{DET2})	V _{DF2}	Voltage when V _{DET2} changes from H to L following a reduction of V _{IN2}		V _{DF2(T)} x 0.98	V _{DF2(T)}	V _{DF2(T)} x 1.02	V	①
Hysteresis Range 1	V _{HYS1}	Voltage (V _{DR1}) - V _{DF1} when V _{DET1} changes from L to H following an increase of V _{IN1}		V _{DF1} x 0.02	V _{DF1} x 0.05	V _{DF1} x 0.08	V	①
Hysteresis Range 2	V _{HYS2}	Voltage (V _{DR2}) - V _{DF2} when V _{DET2} changes from L to H following an increase of V _{IN2}		V _{DF2} x 0.02	V _{DF2} x 0.05	V _{DF2} x 0.08	V	①
Supply Current (V _{IN1} Input Current)	I _{SS}	V _{IN} =V _{IN1}	V _{IN1} = 1.5V	-	1.35	3.90	μA	②
			=2.0V	-	1.50	4.50		
			=3.0V	-	1.95	5.10		
			=4.0V	-	2.40	5.70		
			=5.0V	-	3.00	6.30		
V _{IN2} Input Current	I _{IN2}	V _{IN} =V _{IN1} =V _{IN2}	V _{IN2} = 1.5V	-	0.45	1.30	μA	②
			=2.0V	-	0.50	1.50		
			=3.0V	-	0.65	1.70		
			=4.0V	-	0.80	1.90		
			=5.0V	-	1.00	2.10		
Operating Voltage	V _{IN1}	V _{DF(T)} = 1.5V to 5.0V		1.0	-	10	V	-
Output Current (*1)	I _{DET}	N-ch, V _{DS} =0.5V	V _{IN1} = 1.0V	0.3	2.2	-	mA	③
			=2.0V	3.0	7.7	-		
			=3.0V	5.0	10.1	-		
			=4.0V	6.0	11.5	-		
			=5.0V	7.0	13.0	-		
		P-ch (CMOS) V _{DS} =-2.1V	=8.0V	-	-10.0	-2.0		
Temperature Characteristics (*1)	ΔV _{DF} / (ΔT _{opr} ·V _{DF})	-40°C ≤ T _{opr} ≤ 85°C		-	±100	-	ppm/°C	①
Delay Time (*1) (Release Voltage → Output inversion)	t _{DLY}	(V _{DR} → V _{DET} inversion)		-	-	0.2	ms	④

(*1) The Features of output current, temperature characteristics and delay time are common between V_{DET1} and V_{DET2}

Note:

V_{DF1(T)}, V_{DF2(T)} : Nominal detect voltage.

Release voltage (V_{DR}) = V_{DF} + V_{HYS}

N type Input Voltage : please ensure that V_{IN1} > V_{IN2}


(Input voltage of XC612D and XC612E series : please ensure that V_{IN1} ≥ V_{IN2}, V_{IN1} < V_{IN2}.)

V_{IN1} pin serve both I_{SS} and power supply pin so that V_{IN2} operates V_{IN1} as a power supply source. For normal operation of V_{IN2}, operating voltage higher than the minimum is needed to be applied to power supply pin V_{IN1}.

For CMOS output products, high level output voltage which is generated when the transient response is released becomes input voltage of V_{IN}.

OPERATIONAL EXPLANATION

Timing Chart (Pull up voltage = Input voltage V_{IN1})



Operational Notes (N-ch Open drain)

Timing Chart A (V_{IN1} =voltages above release voltage, V_{IN2} =sweep voltage)

Because a voltage higher than the minimum operating voltage is applied to the voltage input pin (V_{IN}), ground voltage will be output at the output pin (V_{DET}) during stage 3. (Stages 1, 2, 4, 5 are the same as in B below).

Timing Chart B ($V_{IN1}=V_{IN2}$)

- ① When a voltage greater than the release voltage (V_{DR}) is applied to the voltage input pin (V_{IN1} , V_{IN2}), input voltage (V_{IN1} , V_{IN2}) will gradually fall.
When a voltage greater than the detect voltage (V_{DF}) is applied to the voltage input pin (V_{IN1} , V_{IN2}), a state of high impedance will exist at the output pin (V_{DET1} , V_{DET2}), so should the pin be pulled up, voltage will be equal to pull up voltage.
- ② When input voltage (V_{IN1} , V_{IN2}) falls below detect voltage (V_{DF}), output voltage (V_{DET1} , V_{DET2}) will be equal to ground level (V_{SS}).
- ③ Should input voltage (V_{IN1} , V_{IN2}) fall below the minimum operational voltage (V_{MIN}), output will become unstable. Should V_{IN2} fall below V_{MIN} , voltage at the output pin (V_{DET2}) will be equal to ground level (V_{SS}) if the power supply (V_{IN1}) is within the operating voltage range.
*In general the output pin is pulled up so output will be equal to pull up voltage.
- ④ Should input voltage (V_{IN1} , V_{IN2}) rise above ground voltage (V_{SS}), output voltage (V_{DET1} , V_{DET2}) will equal ground level until the release voltage level (V_{DR}) is reached.
- ⑤ When input voltage (V_{IN1} , V_{IN2}) rises above release voltage, the output pin's (V_{DET1} , V_{DET2}) voltage will be equal to the voltage dependent on pull up.

Note : The difference between release voltage (V_{DR}) and detect voltage (V_{DF}) is the Hysteresis Range ⑥.

■ **NOTES ON USE**

1. Please use this IC within the specified maximum absolute ratings, for temporary, transitional voltage drop or voltage rising phenomenon, the IC is liable to malfunction should the ratings be exceeded.
2. When use N type, please ensure that input voltage V_{IN2} is less than $V_{IN1} + 0.3V$. (refer to N.B. 1 below)
3. With a resistor R_{IN} connected between the V_{IN1} pin and the power supply, oscillation is liable to occur as a result of through current at the time of release. (refer to N.B. 2 below)
4. With a resistor R_{IN} connected between the V_{IN1} pin and the power supply, V_{IN1} pin voltage will fall as a result of the IC's supply current flowing through the V_{IN1} pin.
5. In order to stabilize the IC's operations, please ensure that the V_{IN1} pin's input frequency's rise and fall times are more than 5 msec/V.
6. Should the power supply voltage V_{IN1} exceed 6V, voltage detector 2's detect voltage (V_{DF2}) and the release voltage (V_{DR2}) will shift somewhat.
7. For CMOS output products, high level output voltage which is generated when the transient response is released becomes input voltage of V_{IN} .
8. Torex places an importance on improving our products and its reliability. However, by any possibility, we would request user fail-safe design and post-aging treatment on system or equipment.

● **N.B.**

1. Voltage detector 2's input voltage (V_{IN2}) N Type.
An input protect diode is connected from input detector 2's input (V_{IN2}) to input detector 1's input. Therefore, should the voltage applied to V_{IN2} exceed V_{IN1} , current will flow through V_{IN1} via the diode. (refer to diagram1)
2. Oscillation as a result of through current
Since the XC612 series are CMOS ICs, through current will flow when the IC's internal circuit switching operates (during release and detect operations). Consequently, oscillation is liable to occur as a result of drops in voltage at the through current's resistor (R_{IN}) during release voltage operations. (refer to diagram 2)
Since hysteresis exists during detect operations, oscillation is unlikely to occur.




Diagram 1. Voltage detector 2's input voltage V_{IN2}






Diagram 2. Through current oscillation

TEST CIRCUITS




* A resistor is not needed for CMOS output type.


Circuit 2




Circuit 3



XC612N Type




XC612D Type



XC612E Type

■ **TEST CIRCUITS (Continued)**



Circuit 4





* A resistor is not needed for CMOS output type.

TYPICAL PERFORMANCE CHARACTERISTICS

(1) Supply Current vs. Input Voltage





(2) Detect & Release Voltage vs. Ambient Temperature







Note: Unless otherwise stated, pull up resistance = 100kΩ with N-ch open drain output type.

(3) Output Voltage vs. Input Voltage





■ TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(4) N-ch Driver Output Current vs. V_{DS}




(5) N-ch Driver Output Current vs. Input Voltage




APPLICATION CIRCUITS EXAMPLE *Example covers N-channel open drain product's circuits

Window comparator circuit



Detect voltages above respective established voltages circuit




On resistors R1 and R2 equation (1) and (2)
 Detect voltage = $\{ (R1 + R2) \div R2 \} \times VDF2$ (1)

N.B. VDF2 = detect voltage VD2

Hysteresis (VHYS2) = $\{ (R1 + R2) \div R2 \} \times VHYS2$ (2)

Note: Please ensure that input voltage 2 (VIN2) is less than VIN1 + 0.3V


Detect voltage circuit with delay built-in




Note: Delay operates at both times of release and detect operations.

■ PACKAGING INFORMATION

● SOT-25




● USP-6B



MARKING RULE

SOT-25



SOT-25
(TOP VIEW)

① Represents output configuration


MARK	CONFIGURATION		PRODUCT SERIES
	VDET1	VDET2	
<u>N</u>	N-ch Open Drain	N-ch Open Drain	XC612NxxxxMx
<u>D</u>	N-ch Open Drain	CMOS	XC612DxxxxMx
<u>E</u>	CMOS	N-ch Open Drain	XC612ExxxxMx

②, ③ Represents sequence number

④ Represents production lot number

0 to 9, A to Z repeated. (G, I, J, O, Q, W excepted.)

USP-6B



USP-6B

① represents output configuration

MARK	CONFIGURATION		PRODUCT SERIES
	VDET1	VDET2	
<u>N</u>	N-ch open drain	N-ch open drain	XC612N****D*
<u>D</u>	N-ch open drain	CMOS	XC612D****D*
<u>E</u>	CMOS	N-ch open drain	XC612E****D*

②,③ represent detect voltage (VDET1)

④,⑤ represent detect voltage (VDET2)

SYMBOL		VOLTAGE(V)	PRODUCT SERIES
②	③		
3	3	3.3	XC612*33**D*
5	0	5.0	XC612*50**D*

SYMBOL		VOLTAGE(V)	PRODUCT SERIES
④	⑤		
3	3	3.3	XC612***33D*
5	0	5.0	XC612***50D*

⑥ represents production lot number

0~9, A~Z repeated. (G, I, J, O, Q, W excluded.)

*No character inversion used.

1. The products and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this catalog is up to date.
2. We assume no responsibility for any infringement of patents, patent rights, or other rights arising from the use of any information and circuitry in this catalog.
3. Please ensure suitable shipping controls (including fail-safe designs and aging protection) are in force for equipment employing products listed in this catalog.
4. The products in this catalog are not developed, designed, or approved for use with such equipment whose failure of malfunction can be reasonably expected to directly endanger the life of, or cause significant injury to, the user.
(e.g. Atomic energy; aerospace; transport; combustion and associated safety equipment thereof.)
5. Please use the products listed in this catalog within the specified ranges.
Should you wish to use the products under conditions exceeding the specifications, please consult us or our representatives.
6. We assume no responsibility for damage or loss due to abnormal use.
7. All rights reserved. No part of this catalog may be copied or reproduced without the prior permission of Torex Semiconductor Ltd.

TOREX SEMICONDUCTOR LTD.